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ABSTRACT 
Dynamic range characterization of double-heterojunction bipolar transistors is 
examined.  The measurement procedures are detailed, along with a novel procedure for 
calibrating load-pull measurements using all on-chip calibration standards.  The use of all 
on-chip calibration standards can reduce potential calibration errors caused by cable 
movement.  Also detailed are the suspected physical origins of nonlinearity in Type-I 
DHBTs, which are not present in Type-I/II DHBTs.  Both simulated and measured data is 
shown to support the hypothesis that heterojunction current blocking and base push-out 
are major sources of nonlinearity in Type-I DHBTs.  It is also shown that Type-I/II 
DHBTs do not exhibit such problems due to their simpler layer structure. 
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1 INTRODUCTION 
1.1 InP Transistors for Sub-Millimeter Wave Applications 
In the arena of sub-millimeter wave applications, indium phosphide has long been a 
promising material structure, both in heterojunction bipolar transistors (HBT) [1] and in 
pseudomorphic high electron mobility transistors (pHEMTs) [2].  Both HBT and pHEMT 
devices exhibit high cutoff frequencies, but both also have the problem of low breakdown 
voltage.  In the pHEMT devices, the breakdown voltage problem is difficult to address. 
However, in HBT devices, the breakdown voltage has been significantly increased 
through development of double-heterojunction bipolar transistors (DHBTs), which use a 
wide band-gap material in the collector region, where the highest electric fields are 
observed. 
In the design of the HBT layer structure, layer materials and alloys are chosen based 
on energy band-gap, lattice constant, electron mobility, and thermal resistance.  Figure 
1.1 shows the energy band-gap versus lattice constant for some compound 
semiconductors [3, 4].  Any alloys with lattice constant 5.8687 Å are candidates for use 
in InP based HBTs. Wide band-gap materials are typically chosen for the collector and 
emitter layers, and narrow band-gap materials are chosen for the base layer.  The narrow 
band-gap of the base layer allows a low turn-on voltage of the transistor, allowing the 
transistor to operate in a low-voltage system.  The wide band-gap of the collector layer 
reduces impact ionization and increases maximum electric field required for avalanche 
breakdown. The wide band-gap of the emitter is chosen for better electron injection into 
the base. 
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Figure 1.1.  Energy band-gap versus lattice constant of some compound semiconductors 
[5]. 
 
In addition to the constraints on band-gap, there is also a design decision to be made 
about the band alignments of the transistor.  Heterojunction bands may align in either 
Type-II or Type-I configurations, as shown in Figure 1.2(a) and 1.2(b), respectively.  At 
the base-collector junction, the Type-II band alignment can cause ballistic injection into 
the collector layer [6], while the Type-I alignment causes current blocking and charge 
accumulation [7].  Ballistic injection has favorable qualities such as reduction of transit 
times within the device, while current blocking causes an unfavorable increase in 
charging times [7]. 
To alleviate current blocking effects, manufacturers of Type-I DHBTs include a 
collector transition region with a superlattice that is intended to simulate a graded band-
gap from the base to the collector [8].  As discussed in Chapter 3, this transition region 
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does not alleviate current blocking at high current densities, and it also allows base push-
out to occur [9].  The energy band diagrams of both the Type-I and Type-I/II DHBTs are 
shown in Figure 1.3. 
 
                              (a)                                                              (b) 
Figure 1.2.  Heterojunction energy band alignment for common InP compatible HBT 
materials [3, 4]. Band alignments are Type-II (a) and Type-I (b). 
 
 
Figure 1.3.  Energy band diagrams (a) Type-I and (b) Type-I/II DHBTs [9]. 
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1.2 Motivations for Benchmarking Receiver Dynamic Range 
Dynamic range (DR) is a system-level benchmark for receivers, defined as the ratio 
of maximum usable input signal to minimum usable input signal [10].  In a heterodyne 
receiver, as pictured in Figure 1.4, the overall dynamic range is limited by the dynamic 
range of its constituent elements.  If one element in the signal chain is severely limiting 
the dynamic range of the signal, the overall dynamic range of the receiver suffers greatly.   
Depending on the signal being resolved, there are simple system-level techniques to 
account for DR limitations of the components and extend the overall system DR.  For 
example, the analog-to-digital converter (ADC) shown in Figure 1.4 may have a highly 
limited DR, meaning that the analog signal power must remain within a very narrow 
window in order to be accurately converted.  However, if there is a low amount of 
amplitude variation in the signal being resolved (as in FM systems), the signal itself can 
be amplified or attenuated by a variable gain amplifier (VGA) to fit within the dynamic 
range of the ADC [11].  When the signal being resolved has a large degree of amplitude 
variation, amplitude variation may be greater than the ADC dynamic range, and the 
system DR would be limited to that of the ADC.  This means the dynamic range of a 
system is dependent on the application of that receiver, be it for resolving FM signals, 
AM signals, or single-tone sine waves (as in some instrumentation applications). 
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Figure 1.4. A heterodyne receiver diagram. Shaded components are active elements 
that can decrease the system dynamic range [12]. 
 
In an FM receiver or single-tone receiver, the dynamic range will be limited by the 
front-end amplifier.  As shown in Figure 1.4, the front-end amplifier is often a low-noise 
amplifier (LNA), which extends the lower end of the dynamic range, the minimum 
discernible signal (MDS).  The LNA on the front-end will amplify the signal coming in 
from the antenna, and from there on, the signal can be further amplified or attenuated by 
variable gain amplifiers in order to keep the signal within the dynamic range of each 
successive component.  Dynamic range benchmarks are discussed further in Chapter 2. 
 6  
2 BENCHMARKING DYNAMIC RANGE OF AMPLIFIERS AND SINGLE 
TRANSISTORS 
2.1 Dynamic Range Benchmarks for Amplifiers 
So far, dynamic range has been treated qualitatively.  However, there are several 
quantitative benchmarks for comparing the dynamic range of receiver systems and their 
components.  Each component can be considered as an amplifier of the signal, having a 
minimum discernible signal power (MDS) and some maximum signal power.  There are 
two main dynamic range benchmarks, depending on the receiver application.  For single-
tone applications, such as instrumentation, the benchmark is the linear dynamic range, or 
simply DR.  The DR is defined, as shown in Figure 2.1(a), in terms of the output MDS 
(i.e., output-referenced noise floor) and the 1-dB compression point of the output power.  
This measure of dynamic range is formulated as [10]: 
                                                                     (2.1a) 
For single-tone receivers, the main concern is that the amplifier maintains linearity.  
As long as the amplifier is operating in the linear regime, the receiver will work properly.  
This benchmark of dynamic range is appropriate for AM receivers and instrumentation 
such as spectrum analyzers.  For frequency-modulated systems, the dynamic range 
benchmark is more stringent.  When more than one tone must be resolved, or when there 
is a modulated carrier, the maximum power is limited by nonlinear mixing products.  
This gives rise to the metric of spurious-free dynamic range (SFDR), which is defined in 
terms of the power at which the third-order mixing products rise above the output MDS 
level.  The SFDR is formulated as [10]: 
                                   
 
 
(                     ) (2.1b) 
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In the above equation, TOI is the third-order mixing product intercept, also known as 
output-IP3, and G is the amplifier’s transducer gain when operating in the linear regime.  
       
                            (a)                                                                     (b) 
Figure 2.1. The two major benchmarks of device nonlinearity:  (a) linear dynamic 
range (DR) and (b) spurious-free dynamic range (SFDR). 
 
To measure the linear dynamic range of an amplifier, it is necessary to measure the 
noise figure of the amplifier, as well as a single-tone power sweep which will give the 
curve shown in Figure 2.1(a).  The MDS can be determined from the amplifier’s noise 
figure by the equation [13]: 
                                             (
   
   
)         (2.2) 
In the above equation, kTB is the thermal noise power generated within a bandwidth 
B, and SNRout is the minimum output SNR.  SNRout is often set to 0 dB for 
benchmarking. 
2.2 Benchmarking Linearity of Single HBT Devices 
Benchmarking linearity of single HBT devices is a more involved process than 
benchmarking an amplifier, due to the necessity of load-pull measurement.  Figure 2.2(a) 
shows a block diagram of the measurement system for measuring linear dynamic range of 
an amplifier.  For this measurement it is necessary to characterize the loss of the input 
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and output cables and/or wafer probes, in order to achieve the most accurate 
measurement of         and       at reference planes as close as possible to the device 
under test (DUT).  This measurement is mainly useful to the system designer who needs 
to benchmark and compare several different amplifiers, but it is not very useful to the 
engineer who needs to design the amplifier in question, since the benchmarking is 
performed as one of the final stages of product development.  
             
                               (a)                                                                     (b) 
Figure 2.2. Block diagrams for measurement of linear dynamic range of (a) an 
amplifier and (b) a single transistor. 
 
For the amplifier designer, it is necessary to make design decisions about which 
device, process, and foundry to use for an amplifier design.  It is necessary to benchmark 
several devices against one another to determine their relative linearity performance.   
One way to perform the measurement is shown in Figure 2.2(b). The device is measured 
by placing a load pull tuner between port 2 of the device and the power meter, and 
leaving the source side unmatched.  In a previous study, it was determined that it is 
feasible to benchmark the devices with the source unmatched because the source 
matching network typically has a negligible effect on device linearity  [14].  In that study, 
devices were compared based on the measurement of output power versus source power, 
for a constant value of the output tuner impedance.  This was a fair comparison because 
in [14] the devices were all very similar, and therefore the input reflection coefficient did 
not change significantly between devices. 
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A more general way to benchmark and compare the linearity of several devices from 
different manufacturers is to measure the devices under load conditions similar to how 
they would be loaded in an amplifier design.  For best linearity, this means tuning the 
load impedance for maximum output power.  Also, because devices can present 
significantly different input reflection coefficients, it is necessary to define the power 
gain in terms of the operating gain (   ) of the device. The operating gain is defined as 
the ratio of the power delivered to the load to the power input into the device,     
        |   |
  . 
2.3 Measurement of Noise Floor of Single Transistors 
The noise floor of a system is determined by the random motion of charge carriers in 
materials and devices.  Noise can be categorized by source as follows: thermal noise 
(Johnson noise) caused by thermal motion of charge carriers under equilibrium 
conditions, shot noise caused by random arrival time of charge carriers in a material, and 
flicker noise caused by impurities in a conducting material [15]. 
The noise sources in transistors cannot be measured directly, but can be characterized 
by the noise figure (NF) measurement, originally defined by Friis [16].  The noise figure 
is heavily dependent on the source impedance presented to the device, and only slightly 
dependent on the load impedance. Figure 2.3 shows the noise figure dependence on 
source impedance for a given frequency and bias point of a transistor. Because device 
linearity is mainly determined by the load impedance, it is not uncommon for amplifier 
designers to choose the source impedance for low noise and the load impedance for 
maximum linearity, to give the best dynamic range performance. 
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Figure 2.3.  Noise parameters and their dependence on source impedance for a 
transistor at a given bias point and frequency [15]. 
 
Noise parameters of DHBTs were measured from 2 to 26 GHz using the ATN-NP5B 
automated noise figure measurement system with equipment configuration as shown in 
Figure 2.4 [15].  The measurement is based on the “cold source” technique of Adamian 
and Uhlir [17].  It consists of a mismatched noise source (MNS), a remote receiver 
module (RRM), and a mainframe controller unit.  The switching circuitry inside the MNS 
and RRM enable the system to do calibrations and measurements without mechanically 
breaking connections, thus improving measurement reliability.  The device noise figure is 
measured for a variety of source admittances, and the noise parameters are extracted 
using a least-square fit algorithm.  Together with the HP 4142 SMU and Agilent 8364A 
PNA, the system is also capable of doing full DC (I-V curves) and RF (S-parameters) 
characterizations [15]. 
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Figure 2.4.  Setup of the ATN-NP5B automated noise figure measurement system 
[15]. 
 
In order to benchmark device dynamic range, it is acceptable to compare only the 
minimum noise figure measured, since the source matching network of an amplifier can 
be designed to present the impedance required for minimum noise figure.  The noise 
figure measurement performed in this study  used 10 mismatched source impedances, 
16x averaging for each point, and a 1 GHz frequency spacing from 2 – 26 GHz.   
Calibration verification was performed by measuring noise of a THRU standard, 
which should have minimum noise figure of 0 dB.  The calibration verification 
measurement is shown in Figure 2.5, where dotted lines show the approximate error 
range of the noise figure measurements, +/- 2dB. 
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Figure 2.5.  Calibration verification of the noise figure measurement. 
 
The noise figure measurement is used to determine the noise floor of the device, that 
is, the minimum discernible signal (MDS).  The minimum discernible signal is 
determined from the measured noise figure measurement by Equation 2.2. 
2.4 Measurement of  Device Power Compression for Linearity Benchmarking 
The measurement method for 1-dB power compression of devices can be described 
algorithmically: 
1. Measure S-parameters of DUT, THRU, OPEN, and SHORT calibration 
standards all on the DUT wafer, with the network analyzer calibrated to the 
probe tips’ measurement reference plane. 
2. Calibrate source power to a measurement plane to the end of the coaxial 
cable going into the port 1 wafer probe. 
3. Calibrate tuner impedances to the probe 2 probe tip reference plane. 
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4. Measure power sweep of device under test (      vs.        ) at different 
load impedance settings. 
5. De-embed power sweep data. Use measured S-parameters to determine     
and load impedance at the DUT plane.  Use power measurements to de-
embed the power loss of probes and the power loss between DUT and power 
meter. 
The above procedure can be performed entirely using wafer-based calibration 
standards, which should improve calibration accuracy over traditional methods using 
coaxial impedance standards.  To the best of the author’s knowledge, this is the first work 
to use an entirely wafer-based calibration procedure for the above load-pull measurement. 
Each step of the calibration and measurement is defined presently.  In the step 1, the 
user measures S-parameters of the DUT, SHORT, OPEN, and THRU standards, all on 
the same wafer as the DUT.  The SHORT and OPEN standards are used to de-embed the 
measured data and move the measurement reference planes, as shown in Figure 2.6, from 
plane A to plane B, closer to the DUT.  Then, the DUT and THRU should be measured 
and de-embedded to measurement plane B.  These measurements will be used in later 
steps. 
 
 
 
Figure 2.6.  Block diagram of measurement setup for step one of the 1-dB 
compression measurement procedure. 
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Figure 2.7.  Block diagram of measurement setup for steps 2 and 3 of the 1-dB 
compression measurement procedure. 
 
In step 2, the source power must be calibrated as close as possible to the DUT input 
reference plane.  Because the power meter connects to coaxial 3.5 mm cable, it is only 
possible to calibrate the source power to reference plane C in Figure 2.7.  Later, the 
power loss due to probes can be accounted for. 
In step 3, it is necessary to calibrate the tuner impedance to reference plane E, shown 
in Figure 2.7.  First, perform a 1-port off-wafer calibration of port 1, so the PNA is 
measuring S-parameters at reference plane D.  Then, probe down on a THRU and run 
through a tuner calibration [18].  The tuner calibration procedure depends on the 
manufacturer and software version, and each manufacturer may have varying degrees of 
automation to speed the calibration process.  However, the fundamental calibration is as 
follows.  The load tuner is set mechanically to some point, the port 1 reflection 
coefficient (S11) is measured at reference plane D, and the THRU S-parameters 
(measured from reference planes A) are de-embedded. The end result is a measurement 
of the reflection coefficient at the port 2 probe tip.  Then, manually or automatically, 
move to another tuner set-point and repeat the measurement.  Repeat this process until 
each tuner set-point is mapped to its corresponding impedance.  This calibration  will 
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result in a map of impedances as shown in Figure 2.8.  Note in Figure 2.8 that 
measurement limitations (excessive attenuation) have prevented the application of load 
impedance points with VSWR greater than about 5. 
 
 
Figure 2.8.  Impedance points measured during calibration (step 3) and used during 
measurement (step 4). 
 
In step 4, the measurement is performed. This involves setting the tuner impedance to 
each set-point measured during step 3 and performing a source power sweep.  The output 
power is measured by the power meter in the setup shown in Figure 2.7.  For our 
characterization, we performed an automated 1-dB compression power measurement, 
where the software automatically found the 1-dB compression point.  The 1-dB 
compression points can be visualized on the load impedance plane, as shown in Figure 
2.9(a).  This plot allows the amplifier designer to choose the optimum load impedance for 
high power output.  However, the measured data is not completely de-embedded from the 
measurement fixture.  Due to uncompensated loss, the measured values of      are not 
accurate.  Also, the values of load impedance are known for the probe tip reference plane, 
but have not been de-embedded to the DUT reference plane.  Finally, the power into the 
DUT is not yet known; only the power available from the source (    ) is known so far. 
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In step 5, the measurement data from step 4 is de-embedded.  First, it is necessary to 
find the power into the DUT (Pin).  This quantity is found by calculating the input 
reflection coefficient of the DUT (   ) under each load condition, then calculating     
using the relation            |   |
  .  The input reflection coefficient is found using 
the un-deembedded measured S-parameters of the DUT (reference plane A), and the un-
deembedded load impedances (reference plane E), using the equation: 
                                                          
        
       
 (2.3) 
It is also necessary to de-embed the small lengths of transmission line between the 
probe tip reference planes and the DUT reference planes.  This length of transmission 
line accounts for a small phase shift and attenuation, so that the load impedance presented 
to the DUT at reference plane B is slightly phase-shifted from the impedance presented at 
reference plane A.  To perform the de-embedding, S21 of the measured THRU S-
parameters was used.  The load impedance presented at reference plane B is calculated by 
phase-shifting the coefficient at the probe tips by        and attenuating it by 
approximately |   |  , so that, in complex algebra: 
                    (2.4) 
It is also necessary to account for power loss in the probes on both ports and the 
cables and tuner on port 2.  This can be accomplished by characterizing the power loss 
between reference plane C and input reference plan B, as well as the loss between output 
reference plane B and the measurement plane of the power meter.  With the calibrated 
power source and power meter, these losses can be extracted from two measurements.  
First, keep the same measurement setup as Figure 2.7, but set the tuner impedance to    
50- and probe down on a THRU standard, then measure power gain through this 
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structure (  ). The second measurement is to disconnect the cable from probe 2 and 
measure the power gain from the disconnected probe 2 cable to the power meter (  ).  
These two gains allow approximate power loss de-embedding of         and      : 
                                            [             ]   (2.5a) 
                                          [              ]   (2.5b) 
In the above equations the subscript “dmb” refers to the de-embedded powers, and the 
values of    and    are both negative. The measured and de-embedded 1-dB 
compression power contours for a DHBT device are shown in Figure 2.9. 
                       
                        (a)                                                                  (b) 
 
Figure 2.9. Measured 1-dB power contour plots (a) before and (b) after de-
embedding. 
 
 
2.5 Measurement of Device Intermodulation Distortion 
Another useful measurement for benchmarking device linearity is the intermodulation 
distortion (IMD) measurement.  This measurement tracks the growth of the third-order 
mixing product when two sine-wave input signals are applied, and it is used to determine 
the SFDR dynamic range benchmark. 
Intermodulation distortion is benchmarked in terms of the intercept between the 
fundamental output power and the third-order mixing product power.  Consider a time-
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varying input voltage wave consisting of two sine-waves with frequencies spaced closely, 
having time domain voltage of [19]: 
                        (2.6) 
The output voltage wave will consist of a linear term and nonlinear mixing products, 
and can be formulated as [19]: 
  
                          
 
 
  [                         ]  (2.7) 
The above relations can be written in terms of signal power, according to      
        . The input power is [19]: 
     
 
 
     
   (2.8) 
The output power at frequencies    and    is: 
    
 
 
  
     
   (2.9) 
And the output power at frequencies          and          are: 
     
 
  
  
     
   (2.10) 
The above relations are often expressed in decibels, to give the relations: 
                   (2.11a) 
                      (2.11b) 
It is possible to simultaneously measure    and     using a spectrum analyzer, when 
the device under test is excited by two-tone input that has been power-combined, as 
shown in Figure 2.10. 
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Figure 2.10. Block diagram for measurement setup to measure intermodulation 
distortion. 
 
During measurement, two tones having equal power magnitude are applied to the 
device, and output spectrum is measured.  The spectrum measured by the spectrum 
analyzer will appear similar to the spectrum shown in Figure 2.11.  
 
Figure 2.11. Typical output spectrum measured during OIP3 characterization 
 
The spectrum is measured for varied input powers, and both fundamental power 
output and third-order mixing product power output are plotted together.  Their 
intersection is the third-order intercept point (IP3), as shown in Figure 2.12 [19]. 
 20  
 
Figure 2.12. Measured IP3 data for one bias point of a bipolar transistor. 
 
The measured IP3 points can be further summarized to show IP3 versus bias, for 
analysis of nonlinearity growth as a result of changes in current density or collector 
voltage.  These quantities have been measured and are presented in Chapter 3. 
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3 DYNAMIC RANGE CHARACTERIZATION FOR DHBTS OF TYPE-I 
AND TYPE-I/II ENERGY BAND ALIGNMENTS 
3.1 Nonlinear Charge Storage at High Current Densities in DHBTs 
As shown in Figure 1.3, the Type-I DHBT incorporates a transition region and 
superlattice structure in the base.  This is not a typical transistor design, but it has been 
engineered as an attempted solution to the problem of current blocking in the DHBT.  
Measurements (presented later in the chapter) show that this solution is only relevant at 
low current densities, but that current blocking becomes significant again at higher 
current densities.  Also appearing at higher current densities is the phenomenon of base 
push-out, which is a spreading of the neutral base layer into the collector region of the 
device at high current densities, resulting in increased delay times [20].  Both phenomena 
will be discussed herein. 
The current blocking effect is caused by the Type-I heterojunction at the BC junction, 
specifically by the conduction band discontinuity.  Figure 3.1 shows the base-collector 
junction of a Type-I DHBT having no transition layer, where the DHBT is undergoing 
high-level current injection and a weak reverse bias on the base-collector junction.  The 
conduction band discontinuity acts as an energy barrier that can reflect impinging 
electrons back into the base.  Devices with a base-collector homojunction do not suffer 
from this effect because electrons are simply swept away by the electric field of the 
reverse-biased junction, without any significant probability of reflection at the interface.  
The reflection of electrons at that interface causes a severe increase in electron transit 
time across the base, as well as a significant increase in charge storage in the base.  These 
effects have the result of a steep reduction in cutoff frequency and current gain. 
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Figure 3.1. Sketch of an energy band diagram, showing the effect of current blocking 
in Type-I DHBTs. 
 
As shown in Figure 1.3(a), modern manufacturers employ a transition region in an 
attempt to reduce the effects of current blocking in the transistor [8].  Hydrodynamic 
(HD) device simulations using TCAD confirm that the collector transition layer does not 
prevent current blocking at high current density, and that base push-out occurs in the 
collector transition layer [21].  Figure 3.2 shows the simulated energy band diagram and 
electron density for the Type-I DHBT with transition layer.  As current density increases, 
the flowing electrons form a space charge that compensates the dopants in the collector 
and collector transition region, which partially neutralizes the electric field at the base-
collector junction, and allows holes to spill over from the base region into the collector 
transition region.  This is known as base push-out, or Kirk effect.  The neutralization of 
the electric field also effectively “raises” the energy bands, which aggravates current 
blocking.  Figure 3.2(b) confirms that electron charge storage increases significantly in 
both the base and collector transition regions for high current densities. 
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Figure 3.2. Hydrodynamic simulation of (a) energy band diagram and (b) electron 
density distribution for Type-I InP/InGaAs/InP DHBT under different collector current 
densities and fixed VCB [9]. 
 
Alternatively, if one chooses the Type-I/II band alignment of Figure 1.3(b), neither 
base push-out nor current blocking is significant under the same bias conditions.  This is 
also confirmed by device simulation, as shown in Figure 3.3.  Compared with the Type-I 
DHBT, simulation shows that there is significantly less charge storage for high current 
densities.  This is highly desirable for high-speed operation because, in the absence of 
base push-out and current blocking, high current density reduces charging times in the 
device and allows for overall faster transit time [22]. This means that the higher the 
current density, the higher the maximum speed of operation of the device.  In the Type-
I/II device, high current density was limited by self-heating effects, which can be 
combatted by thermal shunting and other known solutions.  Because of the band 
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alignments of the Type-I/II devices, it is not necessary to fabricate novel superlattice 
structures to reduce current blocking effects.  So far, it seems the best approach for Type-
I/II device design is a simple layer structure, with the inclusion of thermal shunting 
structures to increase the maximum current density of the device. 
 
                       
 
Figure 3.3. Hydrodynamic simulation of (a) energy band diagram and (b) electron 
density distribution for Type-I/II AlInP/GaAsSb/InP DHBT under different collector 
current densities and fixed VCB [9]. 
 
The charge storage in the base and collector transition regions can be a significant 
source of nonlinearity in the transfer characteristics of the device.  Each charge storage 
element within the device can be characterized as capacitance when the device undergoes 
small-signal excitation.  These capacitances vary nonlinearly, depending on the bias point 
of the device.  For example, the depletion capacitance of a p-n junction is well 
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characterized as a nonlinear function of junction voltage [23].  The charge storage caused 
by base push-out is also a well-known source of nonlinearity, as a result of studies in the 
homojunction bipolar field [24].  Current blocking is also a source of nonlinear 
capacitance, although its effect has not been as thoroughly examined in an analytical way 
as the base push-out effect [8].  Because they lack both base push-out and current 
blocking, it was predicted that Type-I/II devices would have superior linearity, and 
therefore superior dynamic range, compared to the Type-I devices.  This hypothesis is 
confirmed experimentally, as described in the next sections. 
3.2 Noise Figure Measurement of Type-I and Type-I/II Devices 
As explained in Chapter 2, noise figure is an important part of dynamic range 
characterization.  The noise figure of an amplifier determines the noise floor of that 
amplifier, according to Equation 2.2.  Using the measurement procedure described in 
Section 2.3, minimum noise figure was measured for both Type-I and Type-I/II devices 
having similar geometries, and at the same bias point.  The measurements, shown in 
Figure 3.4, showed the Type-I/II device having a slight advantage of about 0.2 dB across 
all frequencies, which was within measurement error.  It is therefore reasonable to say 
that any dynamic range advantage by either material will be had by means of superior 
linearity. 
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Figure 3.4. Measured minimum noise figure (NFmin) of Type-I and Type-I/II devices. 
 
 
3.3 Measurement of 1-dB Power Compression of Type-I and Type-I/II DHBT 
The measurement procedure described in section 2.4 was performed on different 
types of InP DHBTs, to investigate their linearity characteristics.  Two foundry-
manufactured Type-I DHBTs were measured, as well as one Type-I/II DHBT fabricated 
at the University of Illinois [22]. In Figure 3.5 the DC families of curves are shown for 
each device. 
Output power compression is often due to nonlinearities caused by dynamic operation 
near the knee voltage of the DC.  That is, a large signal swing forces the output voltage 
below the knee voltage, which severely compresses the device gain. Because the knee 
voltage of the Type-I/II devices is lower than that of the Type-I devices at high current 
densities, it was estimated that the Type-I/II devices would show superior linearity. 
The power compression was measured for the Type-I devices and the Type-I/II 
devices at a bias point of JC=3 mA/um
2
, VCE = 1.4 V, and frequency of 18 GHz.  This is a 
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typical bias point for Class-A amplification.  The results, shown in Figure 3.6, show the 
superior linearity of the Type-I/II devices, as predicted. 
                       
                           (a)                                                                    (b) 
 
Figure 3.5. DC families of curves for each device tested in this study. 
 
                       
 
Figure 3.6. Measured operating gain of Type-I and Type-I/II devices. 
 
3.4 Measurement of Third-Order Intercept of Type-I and Type-I/II DHBT 
The third-order intercept of the Type-I and Type-I/II DHBTs was also measured at 
similar bias points, according to the procedure outlined in Section 2.5.  A third DHBT 
was also measured from a different foundry, having the same device geometry of the 
other two DHBTs, and a Type-I band alignment.  As shown in Figure 3.7, measurements 
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of power gain and OIP3 show a significant fall-off of gain and linearity at high current 
densities for the Type-I devices.  As predicted, the Type-I/II device shows superior 
linearity at these high current densities [25]. 
 
                       
                           (a)                                                                    (b) 
 
Figure 3.7. Measured (a) power gain (GP) and (b) output IP3 of two Type-I DHBTs 
and one Type-I/II DHBT [25]. 
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